In this paper, the implementation and characterization of high-sensitivity in-plane capacitive micro-gravity silicon-on-insulator (SOI) accelerometers with the readout circuitry are presented. The devices were implemented in 50 µm thick SOI substrates using a two-mask dry-release process. The fabricated accelerometers were interfaced to a low-noise low-power reference-capacitor-less switched-capacitor circuit. The integrated circuit (IC) was implemented in a 2.5 V 0.25 N-well CMOS process. The measured capacitive sensitivity is 0.3 pF g . The measured resolution is 11 µg Hz −1/2 at 2 Hz and 0.2 µg Hz −1/2 at 100 Hz (resolution bandwidth = 1 Hz). The interface IC operates from a single 2.5 V supply and measures a power consumption of 4 mW with a sampling clock of 100 kHz. The core IC die size is 0.65 mm 2 .
Introduction
Small footprint cost-effective microaccelerometers with high sensitivity, high resolution and low power consumption are needed in a number of applications including microgravity surveys, geophysical sensing, robotics, vibration and motion analysis, GPS-augmented navigation and spacecraft guidance/stabilization [1] .
Recently, SOI wafers have received a lot of attention for fabrication of many highperformance MEMS devices such as microgyroscopes and multi-axis optical micromirrors [2, 3] .
Capacitive displacement sensing is a well-known transduction mechanism exploited in the microaccelerometers, which provides high sensitivity, high reliability, low temperature dependence, low drift, good dc response, low power consumption and good noise performance compared to other mechanisms of acceleration sensing. Using thick SOI substrates to implement in-plane capacitive accelerometers has the advantage of increased mass compared to the polysilicon surface micromachined devices, which results in the reduced mechanical noise floor. The performance of bulk-micromachined accelerometers is typically limited by the electronic noise floor, which can be improved by increasing the capacitive sensitivity ( C/gravity) of the accelerometer. To achieve higher sensitivities, one should increase the capacitive area, and reduce the capacitive gap size and mechanical stiffness of the device, which in turn increases the possibility of stiction in the release step. Therefore, microaccelerometer processing techniques that avoid wet-release of devices while maintaining high sensitivity per unit area are desirable. In parallel with this tendency, high performance mixed-signal interface circuits have received growing attention toward more power reduction and noise cancellation to improve the resolution. The new generation of microaccelerometer interface architectures should have the versatility of interfacing sensors with different sensitivity and maintaining minimum power consumption, minimum drift, maximum functionality and maximum dynamic range [5] [6] [7] [8] [9] .
In this paper, the design and implementation of high resolution and high sensitivity capacitive silicon accelerometers in low-resistivity (<0.01 cm) thick SOI substrate (50 µm) is presented. Accelerometers are fabricated through a backside dry-release process that eliminates stiction and the need for perforating the proof mass. A solid proof mass with no perforation results in more than 25% increase in mass, smaller footprint and improved mechanical noise performance. It is shown that for aspect-ratio-limited capacitive gaps, an optimized device thickness exists that minimizes the total noise of the accelerometer system. However, a thick device with a high trench aspect ratio increases the rest capacitance of the sensor, which puts limitations on the interface circuit. In an effort to eliminate the area-consuming on-chip reference capacitors, a reference-capacitor-less switched-capacitor (SC) charge amplifier has been devised. The new arrangement of the input switches eliminates on-chip reference capacitors and the input common mode feedback (CMFB) circuit and avoids the switching of the proof mass. Accelerometers were wirebonded to the interface IC and characteristic results were obtained.
Principle of operation
The simplified schematic of a fully differential capacitive MEMS accelerometer is shown in figure 1 . The accelerometer consists of a seismic mass (M) that responds to the external acceleration (a ext ) in line with the sense direction. Four tethers (K) suspend the proof mass, and the surrounding air imposes the squeeze film damping (D) on the structure. The movement of the proof mass causes the inter-electrode capacitors to change and the interface circuit detects the minute changes of the capacitance.
The dynamic behavior of the sensor is governed by Newton's second law of motion:
The effective spring constant (K) of the accelerometer is expressed by
The mechanical and electrical stiffness of the structure are given by [10] 
where E x is Young's modulus of silicon in the sense direction, h, w t and l t are the height, width and length of the tethers, respectively, N e is the total number of sense electrodes with length l e and initial gap spacing d and V dc is the dc voltage applied to the sense capacitors. The accelerometers are designed such that K electrical K mechanical . The pressure distribution in the gap is modeled by the Reynolds equations [11] [12] [13] . By integrating the pressure over the surface of the electrodes, one can obtain the force imposed by the air flow. The damping coefficient (D) is then calculated through dividing the force by the proof mass velocity. An analytical formula for the air squeeze film damping, which is valid for the bulk microaccelerometers with micrometer gaps, has been introduced in [11] :
where η eff is the effective viscosity of air (18.5 × 10 −6 N s m
−2
). The length of the electrodes (l e ) is considered to be larger than the height of the electrodes (h). In this system, the fundamental sense limit is set by the Brownian noise equivalent acceleration (BNEA) of the suspended mass. This acceleration (caused by air molecule collisions) is expressed as [14, 15] 
where k B is the Boltzmann constant, T is the absolute temperature, ω 0 is the accelerometer's natural angular frequency (first flexural mode), and Q is the mechanical quality factor. Increasing the mass and reducing the air damping improve this mechanical noise floor. However, reducing the damping increases the possibility of resonance (high-Q) and sensitivity to higher order modes, which is not desirable. Another limiting factor is the circuit noise equivalent acceleration (CNEA) that depends on the capacitive resolution of the interface circuit ( C MIN ) and the capacitive sensitivity (S) of the accelerometer (S = C/gravity):
The static sensitivity of the differential accelerometer (S) is equal to
In this equation, C S is half of the rest capacitance in between the proof mass fingers and the sense electrodes. Finally, the total noise equivalent acceleration (TNEA) of the accelerometer is expressed as
The design objective is to minimize the BNEA and CNEA per unit area.
Design and fabrication of capacitive micro-gravity SOI accelerometers
The accelerometers were fabricated in 50 µm thick SOI wafers using a high yield, backside dry-release, low-temperature process comprising two masks and only three plasma-etching steps. In this implementation, capacitive gaps are created using the deep reactive ion etching (DRIE) or the Bosch process [16] . High sensitivity and low mechanical noise floor per unit area, which are important requirements to achieve micro-gravity resolution, are provided in this implementation through a thick solid proof mass with no perforation. The use of solid proof mass increases the mass per unit area by more than 25%, which results in further reduction of the BNEA and further increase of the sensitivity (equations (6) and (8)). Also, the reference capacitors, required for the interface circuit, are absorbed into the sense capacitance of the accelerometer, using a new input switching scheme, without compromising the sensitivity of the device or increasing the area. As shown in figure 2, the sense capacitance of the sensor is split into four identical subcapacitances in a fully symmetric and differential manner (two increasing and two decreasing). By eliminating the need for on-chip reference capacitors, the interface circuit results in a significant reduction of the die size.
Electro-mechanical design
The TNEA is rephrased as
where AR is the trench aspect ratio, A P is the top surface of the solid proof mass and ρ si is the volume density of silicon. Since a reproducible gap aspect ratio (AR = h/d ) in DRIE is typically limited to 20:1-30:1, increasing the thickness of the device layer improves the BNEA but deteriorates the sensitivity of the device (equation (8)). In other words, for a constant aspect ratio, increasing the thickness of the device layer will increase the capacitive gap (d), which in turn improves the BNEA ( figure 3(a) ), but reduces the sensitivity, which in turn deteriorates the CNEA ( figure 3(b) ). In order to improve the sensitivity, the number of sense fingers must be increased and the effective stiffness must be reduced. This will in turn cause the device to be severely vulnerable to stiction during release. Therefore, processing techniques that avoid any wet-release steps while maintaining high sensitivity per unit area are desirable. Our design objective is to minimize the TNEA through minimizing the BNEA and maximizing the static sensitivity (S) while satisfying process simplicity and size limitations. Since the sense gap is limited by the aspect ratio, one can find an optimum gap size to minimize the TNEA by evaluating the derivative of equation (10) with respect to d at zero (figure 4): Therefore, an optimum SOI thickness can be obtained to maximize the sensitivity and minimize the mechanical noise floor:
For this implementation with a characterized aspect ratio (AR) of 22:1, the optimized SOI thickness is about 50 µm with an optimized gap size of 2.3 µm. The optimized TNEA is ∼1 µg Hz −1/2 . The sense electrodes' pitch was selected as 60 µm to make the sense fingers stiff enough to avoid nonlinearities caused by the fingers' vibration and to place 60 sense electrodes along the length of the proof mass. To avoid mechanical oscillation and achieve non-peaking transfer function (for additional noise filtering through the sensor), the damping factor should be large, which is detrimental to the BNEA. Therefore, in the design process, the variation of Q versus gap size should be monitored. A capacitive gap size in the range 2-3 µm satisfies the required performance. Table 1 provides the target specifications of the micro-gravity SOI accelerometer. ANSYS R modal analysis was used to verify the mechanical behavior of the structure as well as optimized design. It predicts that the first three mode shapes occur at 2 kHz, 5 kHz and 10 kHz, respectively. The first flexural mode is the desired in-plane motion. The second and the third modes are the out-of-plane and torsional motions, which are apart from the in-plane mode to minimize the off-axis sensitivity. The accelerometer operates in air to avoid resonance.
Fabrication process
The fabrication process flow of the SOI accelerometers is shown in figure 5 . We start with a low-resistivity (ρ = 0.01 cm) thick SOI wafer. Silicon under the proof mass is first removed from the backside of the wafer by etching the handle silicon layer all the way to the buried oxide (BOX) in an inductively coupled plasma (ICP) system using the Bosch process. The BOX is then dry-etched in a reactive ion etching (RIE) system. The wafer is flipped and the top layer is patterned all the way through the thickness of the device layer, leaving behind the movable accelerometer with capacitive gaps of 2.3 µm. Since accelerometers are released from the backside, no perforation in the proof mass is needed, resulting in a higher mass value and better mechanical noise specification compared to the perforated structures with the same dimensions that are fabricated without backside etching. Figure 6 shows the SEM of a fabricated accelerometer. The bonding pad area is minimized to reduce the parasitic pad capacitance. The BOX of the SOI substrate provides electrical isolation between the electrodes. If the CMOS fabrication is carried out on an SOI wafer, then the MEMS device can be fabricated on the same substrate after CMOS processing is completed (CMOS post-processing). The accelerometer electrodes, which are electrically isolated from each other and the IC by trenches, are then wirebonded to the CMOS chip. The metalization on the accelerometer bonding pads can be performed simultaneously during CMOS metallization and hence no extra mask is needed for this step. Although the current devices are made in lowresistivity SOI, the use of CMOS-grade wafers will not result in degradation of the performance since the resistance of series CMOS switches is in the range 1-10 k .
The following is a list of unique features of this implementation:
• very simple (two masks) high-yield process → reduced manufacturing cost • fully dry-release → stictionless • very compliant mechanical structure → high sensitivity • no perforation in the proof mass → low BNEA • larger proof mass per unit area → small form factor • micro-gravity mechanical noise floor → wide applications • low temperature and CMOS compatible → integrated single-or two-chip solution. 
Readout interface circuit
The schematic diagram of the accelerometer interface IC is shown in figure 7 . Previously reported SC charge amplifiers for differential capacitive sensors required on-chip reference capacitors to set the input common mode voltage [17] [18] [19] [20] [21] [22] . In the presented architecture, the reference capacitors are absorbed in the sense capacitance of the accelerometer without compromising the sensitivity of the device or increasing the area. The output differential voltage is equal to [23] 
where C A is the programmable amplification capacitor and C S is twice the capacitance change in each sense capacitance bank. In order to reduce the CNEA and improve the dynamic range, low-frequency noise and offset reduction techniques, i.e. correlated double sampling (CDS) scheme and optimized transistor sizing, were deployed [21] . In addition, the fully differential input-output architecture reduces the background common mode noise. The front-end op amp is a fully differential folded-cascode operational-transconductance amplifier (OTA) with a continuous time common mode feedback (CMFB) to keep the output common mode voltage at one half of the rail ( figure 8) . The OTA has a measured open-loop gain (A V ) of 75 dB and a unity gain bandwidth (GBW) of 5 MHz. The input stage of the OTA was designed with optimized-dimension PMOS transistors to decrease the inherent flicker noise and thermal noise of the amplifier. Also, long CMOS switches were devised to reduce the clock feedthrough and charge injection. SPECTRE R and VERILOG-A were used to design and simulate the interface circuit and to model the time varying capacitors of the accelerometer. Figure 9 shows the circuit simulation results for a capacitance change of 0.2 pF (peak) at 1 kHz before and after the sample and hold (S/H) circuit. The amplification capacitor (C A ) is 1 pF and the sampling clock is 100 kHz. The interface IC was fabricated in the 0.25 µm 2P5M N-well CMOS process (from National Semiconductor) and operates from a single 2.5 V supply. The interface IC was wirebonded to the accelerometer chip. A low power consumption of 4 mW has been achieved. The effective die area is 0.65 mm 2 , including programmable amplification capacitors, which shows a significant die size reduction compared to the implementation in [20] . The output noise spectral density (with the measured 1/f noise profile) is shown in figure 10 . The output noise floor is -105 dBV Hz −1/2 at 2 Hz (corresponding to an acceleration resolution of 11 µg Hz −1/2 and capacitive resolution of 3 aF Hz −1/2 ) and is −140 dBV Hz −1/2 at 100 Hz (corresponding to an acceleration resolution of 0.2 µg Hz −1/2 and capacitive resolution of 0.06 aF Hz −1/2 ). The circuit noise equivalent acceleration (CNEA) at 100 Hz is much smaller than the Brownian noise equivalent acceleration (BNEA) and at this frequency, the resolution is limited by the BNEA. The chip microphotograph is shown in figure 11 . Different blocks of the interface circuit are labeled on the picture.
Microaccelerometer+IC test results
Fabricated SOI accelerometers were wirebonded to the interface IC and tested under the static and dynamic accelerations. Figure 12 shows the picture of a customdesigned PCB to test the system. Figure 13 shows the static response of the accelerometer to gravitational acceleration in the range of ±1 g (applied using a dividing head, a rotary disk with fine divisions to apply fractions of gravity to an accelerometer attached to it). The measured gain of the accelerometer is 0.75 V g −1 , which is equivalent to a capacitive sensitivity of 0.3 pF g −1 . Figure 14 demonstrates the dynamic response of the accelerometer mounted on a horizontal shaker table. The measured differential output swing is 0.9 V, which corresponds to a peak acceleration of 0.6 g (or peak-topeak acceleration of 1.2 g). The measured characteristics of the readout interface IC with the SOI accelerometer are summarized in table 2. 
Conclusion
In this work, the design and implementation of high-sensitivity lateral capacitive micro-gravity SOI accelerometers with the readout circuitry are presented. The accelerometer's fabrication process flow is very simple compared to some other mixed-mode fabrication technologies that use regular silicon substrates. The devices were interfaced to a new referencecapacitor-less sampled data front-end circuit. The IC chip provides the versatility of interfacing capacitive sensors with large rest capacitors including bulk-micromachined accelerometers. In this architecture, the proof mass is tied to a constant voltage source (0.5V DD ) at all times and is never switched. This in turn simplifies the digital clock generator circuit and decreases the charge injection noise. The effectiveness of the CDS scheme in low-frequency noise reduction was measured (20 dB improvement compared to the implementation without the CDS circuit) [23] . The accelerometer's measured gain is 0.75 V g −1 (corresponding to a capacitive sensitivity of 0.3 pF g −1 ). The acceleration resolution is 11 µg Hz −1/2 and the capacitive resolution is 3 aF Hz −1 at 2 Hz (RBW = 1 Hz). The IC operates from a single 2.5 V supply and consumes a power of 4 mW (with a sampling clock of 100 kHz). The core die size is 0.65 mm 2 . This system is suitable for the most applications that require low-power high-precision acceleration measurement.
